In decision diagrams (DDs) methods for circuit synthesis, it is possible to directly transfer a DD for a given function f into a network realizing f by the replacement of non-terminal nodes in the DD with the corresponding circuit modules.
INTRODUCTION
The hypercube architectures and related Boolean interconnection topologies are extensively used in systems design and logic design. However, in some applications, they express some inconveniences originating in their inherent features, as for example, restrictions to the power of two in the number of nodes or inputs, etc. For this reason, the generalized Fibonacci interconnection topologies are offered as an alternative [11 -14,18,31] .
Example 1 Table I shows the coding of first eight nonnegative integers in the Boolean topology. Table II shows the corresponding Fibonacci 1-code. Figure 1compares the Boolean cube of order n ¼ 3; and the Fibonacci cube of the same order derived from these codings.
There are few reasons to study the generalized Fibonacci topologies. We want to point out the following:
1. Boolean n-cube is involved in the set of generalized Fibonacci cubes.
The dimension of a generalized Fibonacci cube which
can be embeded in the Boolean n-cube with k ¼ 1; 2 faulty nodes is greater than 2 n21 :
3. The k-th order Fibonacci cube of the dimension n þ k is equivalent to a Boolean n-cube for 0 # n , k: It follows that algorithms developed for a generalized Fibonacci cube are executable on the Boolean cube of the corresponding order.
Binary decision diagrams (BDDs) [3] , and their different generalizations [29, 35, 37] , are a standard data structure in many CAD systems [10] related to functions on Boolean topologies. Fibonacci DDs (FibDDs) [39] are extensions of DDs representations to functions on Fibonacci topologies. Therefore, it could be interesting to transfer design methods through different DDs in Boolean topologies to Fibonacci DDs.
In this paper, we extend the method for circuit synthesis through DDs [22] , and Kronecker DDs [16] , for switching functions, and through Galois field DDs (GFDDs) for MV functions [33, 34] , to Fibonacci DDs. We also generalized the method for small depth circuit synthesis through the reachability matrices [17, 36] to Fibonacci DDs. Some basic concepts about the Fibonacci numbers, codes and related transforms are given in the Addendum.
FIBONACCI DECISION DIAGRAMS FibDTs
Fibonacci decision diagrams (FibDDs) are a data structure for efficient in terms of space and time representation of functions defined in a set of points whose cardinality is equal to a generalized Fibonacci p-number [2, 14] .
We define the Fibonacci DTs by using the decomposition of the cardinal numbers of the domains for the represented functions in terms of the generalized Fibonacci numbers f p ðiÞ:
We assume that f is defined on a set of points w [ {0; . . .; f p ðiÞ 2 1} coded by binary sequences in the Fibonacci p-code. Thus, f is defined by its values f ðwÞ ¼ f ðw 0 ; . . .; w n Þ; where w j are the coordinates in binary representation for w in the Fibonacci p-code.
Definition 1
For given values of p and i, the Fibonacci DT (Fib p DT(i) for f ðw 1 ; . . .; w n Þ is defined by the recursive application of the Fibonacci-Shannon decomposition rule f ¼ w j f 0 þ w j f 1 ; where f 0 ¼ f ðw 1 ; . . .; w i21 ; 0; w iþ1 ; . . .; w n Þ; and f 1 ¼ f ðw 1 ; . . .; w i21 ; 1; w iþ1 ; . . .; w n Þ; to all the variables w j in f.
To provide a possibility to discuss relationship and differences with Binary DDs [3] , we consider as an example the generalized Fibonacci numbers for p ¼ 1:
Example 2 If the cardinality of the domain for f is N ¼ 8 ¼ f 1 ð5Þ; then f 1 ð5Þ ¼ f 1 ð4Þ þ f 1 ð3Þ ¼ ðf 1 ð3Þ þ f 1 ð2Þ þ f 1 ð3Þ; and we have the decomposition 8 ¼ 5 þ 3 ¼ ð3 þ 2Þ þ 3: With this decomposition, the Fibonacci DT for p ¼ 1 and i ¼ 5 is built up from the basic Fibonacci DTs corresponding to the additive factors 3 and 2, respectively. Figure 2 shows the Fib 1 DT(5) build up as a combination of the basic Fibonacci DTs. This combination is determined by the assumed decomposition of N in terms of the generalized Fibonacci numbers. The constant nodes represent values of f at particular points. Thus, Fib 1 DT(5) has four levels, since the additive decomposition of 8 in terms of the generalized Fibonacci 1-numbers is done in four steps as
This Fib 1 DT (5) represents f in the form of the Fibonacci expression
This example illustrates the chief properties of Fibonacci DTs.
A Fib p DT(i ) has (i 2 p ) levels, with each level corresponding to a step in the recursive determination of f p (i ) through addition of f p ði 2 1Þ and f p ði 2 p 2 1Þ: Since the step in this recursion is equal to p, the outgoing edges of a node at the j-th level point to the nodes at the ( j 2 1)-th level and the ( j 2 p 2 1)-th level in the Fib p DT(i ). Thus, in a Fib p DT, the left outgoing edges are of the length 1, since connect the successing levels. The right outgoing edges are of the length p þ 1:
FibDDs
Definition 2 FibDDs are derived by the reduction of FibDTs with the generalized BDD reduction rules [38] .
Reduction consists of sharing isomorphic subtrees. Therefore, in a FibDD, the left edges longer than one, and the right edges longer than ðp þ 1Þ may appear. The crossing of such an edge with a level in the DT is denoted as the cross point [38] . The cross points take into account the impact of deleted nodes in transferring a FibDT into the corresponding FibDD. 
CIRCUIT SYNTHESIS FROM DDs
DDs are efficiently used to design logical networks for realization of switching functions, see for example, Refs. [9, 17, 20, 22, 25, 29, 40] . These realization architectures are based upon the multiplexers, Reed-Muller modules or suitable FPGAs [27, 30] . Some recent results in that area are given in Ref. [15] . Design of circuits from DDs is efficiently used in FPGA synthesis [9, 27, 30] . Such realizations often express high testability properties [6, 8] .
The application of Lattice DDs [24] , defined as a generalization of BDDs adapted to the synthesis with regular layout networks [23] , in the synthesis of fuzzy logic and analog circuit design was considered in Ref. [24] .
DDs design methods are extended to the realization of MV functions, see for example Ref. [36] , and to the architectures for calculation of spectral transforms, see for example, Ref. [22] .
The generalization to the architectures for calculation of spectral transforms is easy done if is expressed in terms of spectral interpretation of DDs [38] .
A direct Fib p DDs based synthesis method is to substitute each node and each cross point by a circuit realizing the Fibonacci-Shannon expansion [39] . That is a straightforward generalization of the corresponding DDs based methods for switching functions [4 -6,8,21,28] . Such realizations for Galois field DDs (GFDDs) with 4-positive Davio nodes and in Gibbs algebras are considered in Refs. [33, 34] . The same method applies to Fibonacci DDs.
Main disadvantage of the presented DDs based design methods is due to the propagation delay, since the depth of the circuit produced is equal to the number of variables. Therefore, the design methods for small depth circuits are proposed for BDDs [17] , and KDDs [16] . Some other solutions use the functional decomposition [7, 26] .
Method for Circuit Synthesis from DDs
In what follows, we will consider design of architectures for realization of a given function f and the calculation of some spectral transform for f. We denote these architectures as the realization and calculation architectures, respectively.
In Ref. [34] , design of both the realization and calculation architectures from DDs was formulated as follows.
Given a discrete function f by a DD that is defined by using the decomposition rule Q j for the nodes at the j-th level in the corresponding DT. In spectral interpretation of DDs, Q j is considered as the basic operation in the 
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FFT-like algorithm for a spectral transform Q used to assign f to the DT.
1. To realize f, assign a module Q performing the operation inverse to Q j to each node and the cross point in the DD for f. 2. To calculate the Q-spectrum for f, assign a multiplexer-like module to each node and the cross point in the DD for f.
Note that in FibDTs, the same as in BDTs and MTBDTs, we use the identical mapping to assign f to the DT. The identical mapping is a self-inverse mapping. It follows that the architectures for realization of f and the calculation of the corresponding Fibonacci p-spectra for f can be designed from the FibDDs for f in the following way.
1. To realize f, assign a multiplexer-like module to each node in the FibDT for f. 2. To calculate the Fibonacci p-spectrum for f, assign to each node and the cross point in the FibDT for f a module realizing the basic operation used in calculation of this transform through DDs using the top-down strategy.
The method will be explained and illustrated by the examples of architectures for realization of a given f defined in f 1 ð5Þ points and for the calculation of the FWHT and the Fibonacci-Haar spectra of order f 1 ð5Þ:
Architecture for Realization of f
In the FibDD for a given f, the constant nodes shows the values f ðwÞ; w [ {0; . . .; f p ðiÞ 2 1}; for f at particular points of the domain of definition for f. These points are denoted by binary sequences in the Fibonacci p-code. The FibDD consists of nodes with two outgoing edges. Therefore, to design an architecture which realizes f, it is enough to assign a ð2 £ 1Þ multiplexer to each node in the FibDD for f.
The sequence kðwÞ ¼ {k 1 ; . . .; k i2p } of the values of control inputs for the multiplexers at the moment w is equal to the code word w in the Fibonacci p-code. The following example illustrates the design of a realization architecture for a given f derived from the FibDTs. The same method applies to the FibDDs, since the reduction of a DT into a DD by the generalized BDD reduction rules [38] Figure 4 shows the architecture for the realization of functions represented by the Fib 1 DT(5). Table II shows the values of control inputs for the multiplexers.
Example 5 Figure 5 shows a realization for f in Example 3 from the Fib 1 DD(5) in Fig. 3 , assuming that the multiplexer-like modules FibS realizing the FibonacciShannon expansion are provided.
Calculation Architecture for FWHT
The FW 1 HT is calculated through FibDDs by using the basic transform matrix [14] FW
For the design purposes, we transfer this matrix into a The remaining multiplications by ffiffi ffi 2 p are realized as the multiplications at the input connections. The network calculates the values of the FW 1 HT-spectrum X FW;f ðwÞ; w [ {0; . . .; f p ðiÞ 2 1: Figure 6 
At Figure 7 shows the architecture for calculation of FW 1 HT of order f 1 ð5Þ: The values of control inputs are determined by the Fibonacci 1-code. For k(w ) applied at the control inputs, the network generates the FW 1 HT-coefficient X FW,f (w ).
Calculation Architecture for the Fibonacci-Haar Transform

Direct Realization from FibDDs
The FH 1 HT is a local transform of order f p ðiÞ: It follows that in the FFT-like algorithm for FH 1 HT, some of the FH 1 HT-spectral coefficients are calculated up to a multiplicative constant in k steps, 1 # k # ði 2 pÞ: These coefficients are forwarded from the k-th step to the output of the algorithm multiplied by ffiffi ffi 2 p in each step. In calculation through FibDDs, this property implies that these coefficients are determined by processing of nodes at the k-th level in the FibDD. To get their final values, these coefficients should be multiplied by a weighting coefficient
This property requires a modification in the basic FH 1 HT-module, compared to the FW 1 HT-module. The basic FH 1 HTmodule perform the operation defined by
The values of control inputs are determined by the Fibonacci p-code. However, the control input u 2 is driven through an OR circuit, which makes the combination u 1 ¼ u 2 ¼ 1 possible. At the moment w, the values of control inputs at the j-th level are determined by Figure 8 shows the basic FH 1 HT-module.
Example 7 Figure 9 shows the architecture for calculation of FH 1 HT of order f 1 ð5Þ: The values of the sequence k 1 , k 2 , k 3 , k 4 determining the values of control inputs in the FH 1 HT-modules are taken from the Fibonacci 1-code as is shown in Table II . As in the case of FW 1 HT, for k(w ) applied at the control inputs, the network generates the FH 1 HT-coefficient X FH;f ðwÞ.
Optimized Realization from FibDDs
In the procedure for calculation of the Fibonacci-Haar transform with the reduced number of calculations, we can use the following property of this transform, in the same way as that is done in the calculation of the Haar transform [32] .
The FH 1 HT-coefficients determined at the k-th level do not contribute to the values of FH-coefficients determined at the upper levels in the FibDD. In terms of FFT-like algorithms, these values appear as subsets of independent data at the input into the (k þ 1)-th step of the algorithm. In FibDDs methods, this property permits to determine the FH 1 HT-spectrum by calculation at each node or the cross point with just the first values of two subfunctions represented by the subtrees rooted at the nodes to which point the outgoing edges of the processed nodes. In the network design from FibDDs, this property permits simplification of the basic FH 1 HT-module into the reduced FH 1 HT-module and some reconfiguration of the corresponding network for calculation of Figure 10 shows the reduced FH 1 HTmodule, which performs the operation defined by
The control signals are not related to the Fibonacci 1-code, since the calculations at each node are performed just over two values taken from the calculations in the preceding levels in the FibDD. Therefore, the control signals are the clock impulses, each impulse corresponding to a level in the FibDD. Therefore, this network produces the FH 1 HT-spectrum after ði 2 p þ 1Þ combinations of the values for the control inputs. In this way, by using properties of the FH 1 HT-matrix, we perform the time optimization of the network.
Example 8 Figure 11 shows the architecture for calculation of the FH 1 HT of order f 1 ð5Þ: Table III shows the values of control sequences t 1 ; . . .; t 4 :
SMALL DEPTH CIRCUIT SYNTHESIS FROM FibDDs
The chief drawback of networks derived directly from DDs is that their depth is equal to the number of variables in the functions realized.
In Ref. [17] , a method of synthesizing multi-level logic networks with small depth directly from BDDs is proposed. The method is based upon a study of connections among nodes and cross points in the BDDs. These connections between levels are described by reachability matrices. The associativity of matrices is used in factorization of the matrix relation describing interconnections in the BDD for a given f. The method was extended to Kronecker decision diagrams (KDDs) in Ref. [16] . In Ref. [36] , it is given a generalization of the approach in Ref. [16] to multiple-valued (MV) logic functions. In what follow, the method is generalized to small depth circuit synthesis from Fibonacci DDs.
Reachability Matrices
We describe interconnections among nodes and cross points in a FibDD by the reachability matrices defined as follows. 
Denote by l i;iþ1 kj the label at the edge connecting the k-th node or cross point at the i-th level to the j-th node or cross point at the (i þ 1)-th level in the Fib p DD(i ).
The reachability matrix R i;iþ1 describing the connections between the i-th and (i þ 1)-th level is defined as a (q i £ q iþ1 ) matrix R i;iþ1 ¼ ½r kj ; k and j connected; 0; otherwise:
Clearly, for Fib p DD(i ) representing single output functions which we consider in this paper, R 1,2 and R n,nþ1 have a single row. Recall that the first level in a Fib p DD(i ) corresponds to the root node, while (i 2 p þ 1)-th level is determined by the constant nodes.
Definition 4 The total reachability matrix for a Fib p-DD(i ) is
where "·" denotes the matrix multiplication (M).
The reachability matrix R 1,nþ1 is the description of This statement follows directly from the spectral interpretation of DDs [35, 38] and is explained by the following examples. In the matrix notation, this Fibonacci expression is given by R 15 ¼ R 12 R 23 R 34 R 45 .
Circuit Realization
A network that realizes a function represented by the Fib p DD is designed by the direct implementation of R 1,nþ1 . As in the case of BDDs, KDDs, and KGFDDs realizations of switching and MV functions, we take advantages from the associativity properties of matrix multiplication to reduce the depth of the network. We consider the networks with the structure of a tree and perform reduction of the depth in the same way as in the case of corresponding BDDs, KDDs, and Kronecker Galois field decision diagrams (KGFDDs) realizations of switching and MV functions [16, 17, 36] . Therefore, further discussion will be omitted. Instead, for details we refer to Refs. [16, 17, 36] , and the method is explained by the following example.
Example 11 The total reachability matrix for a function f represented by the Fib 1 DT(5) in Fig. 2 Thanks to this representation, f can be realized by a network of the structure shown in Fig. 12 . The blocks R ij realize labels at the edges between the levels i and j. The inputs in the circuits are 0, 1, w i , w i . These blocks represent subfunctions in f. Blocks for matrix multiplication (M) realize the Fibonacci expression for f. The values of constant nodes in the Fib 1 DT(5) for f can be alternatively used as inputs in the output block. Figure 13 shows a realization from Fib 1 DT(5) with Programmable logic arrays (PLA) structures for realization of multiplications and additions in the Fibonacci expression for f.
Fibonacci DDs are derived by sharing isomorphic subtrees. Therefore, the networks produced from DDs instead of DTs, are often quite simpler. Figure 14 shows the realization for f derived from the factorization of the Fibonacci polynomial for f.
CLOSING REMARKS
DDs can be directly converted into circuit realizations. We generalized and transferred these methods to Fibonacci interconnection topologies. We show that the optimization of the networks produced for calculation of spectral transforms is possible by exploiting peculiar properties a transform may possess.
A drawback of direct mapping a DD into a network is the property that depth of networks thus derived is equal to the number of levels in the DD for f. The method using reachability matrices describing DDs permits to reduce the depth of the networks produced from DDs. Therefore, we generalized this method to the circuit realizations from Fibonacci DDs. As in other DDs, the reachability matrices provide an efficient formalism for factorization of Fibonacci expressions assigned to the Fibonacci DDs. In this way, DD methods for circuit synthesis are completely generalized and transferred to Fibonacci interconnection topologies. with initial values fð0Þ ¼ 1; fðnÞ ¼ 0; n , 0: Elements of this sequence are the Fibonacci numbers.
ADDENDUM Fibonacci p-numbers
A generalization of Fibonacci numbers is given in Refs. [13, 31] as follows. The sequence a ¼ (a n21 ,. . .,a p ) p is the Fibonacci p-code for B [13] . Since with thus defined weighting coefficients, a given number B may be represented by few different code sequences, the normal unique Fibonacci p-code is introduced by the requirement
where fðn 2 1Þ is the greatest Fibonacci p-number smaller or equal to B, and 0 # m , f p ðn 2 p 2 1Þ:
